From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 3023AEC1430 for ; Tue, 3 Mar 2026 13:08:30 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 9DE1610E7FA; Tue, 3 Mar 2026 13:08:29 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.b="pataYZPZ"; dkim=pass (2048-bit key; unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="F0KC7L5s"; dkim-atps=neutral Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by gabe.freedesktop.org (Postfix) with ESMTPS id F3CAE10E7F5 for ; Tue, 3 Mar 2026 13:08:28 +0000 (UTC) Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6239n7Y2582439 for ; Tue, 3 Mar 2026 13:08:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= yPL5UqgH72JkiU1VIBZBLeurksx0V2HDyuq8Tc7+pIQ=; b=pataYZPZFSFMNScF gzV9Umj5cF5ZamXn5DlPvIyQqvCbDwnHE+iAIiliMi4aPqAd7d8kjV4PmcNiRwfM V3MKUPT2xTcVb3rb5SrEnc1cVugr+RVjohMlKnXgL8OpDDm5ghWCvG3PWMQZ6+YF UnsqF2VZYhDU5XrspwH6NsfIBdiQgnbraVGFJwnuO/puVIu5qdJQ+C5pZiC/DiSQ 31uhPVuo0d9MeK8crc1nHlE28NAYoJcoWzUVnwzvIQJD17gAHSysuYIZrmVHW92M pYpZ81NBTV3ZGRrr+fQ9g5TbSltYzzfK3XIIdwRhWu82gvkHHwkuax81EZLshxZ6 iJ+AgA== Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cnh6ub0s2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 03 Mar 2026 13:08:28 +0000 (GMT) Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-8cb3ff05c73so3671062785a.0 for ; Tue, 03 Mar 2026 05:08:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772543307; x=1773148107; darn=lists.freedesktop.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=yPL5UqgH72JkiU1VIBZBLeurksx0V2HDyuq8Tc7+pIQ=; b=F0KC7L5sU41wkoe5voTrWUL6j0UXhcnstsMPfUzshhc8QIynGLLHrD6VkZgOHPm1PA rpnLD7GuzhBG0UUC1kY7hUzjH7T1Hz9AjkcNuuue9Dw794wPSCLGYd5TqEf2HgqVYUXe sOJLKN6CXqgRj6u1AMD6pnbpfhrhaWSqHRWR80lQpsDS8q1XjdzpVbasBCaavgy7W4X/ qjzmbAWtiJscv5a0JkNINmZqj5EZTPEtB3soivYSblMroqoUg7u2Zc3vzQDgKZjOG4Z9 P5utR6zGmTVSJPCXiSRO9ioLNhSQKyTsxAmF5iYekI4AvJIUBGA4rQGbsiMqz3aZsF8a arjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772543307; x=1773148107; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=yPL5UqgH72JkiU1VIBZBLeurksx0V2HDyuq8Tc7+pIQ=; b=FwhyOplw/pEhjvzi7L+gK+rGFFhtvuqO+OIipX+wpuIJZBXfEoK3Z5w7J2tBInyDkp GusZb6d21OYCUTQi4XVwqlJo2K7oUohH7xm+TzdjtyLArI0rStM0p4hBaMi3fL99F+En B3qpcf4Piv6yN5dzIMOF4n5YS5ChETIggsV/lt+rygX3Vmdnmmy7xuh3ce3YgTarvXbm tKud4seJVwVNNzvdtfuPPbuOMrSpnl9oBt9LzeB9FJl088IX0MZ/poPlaFdFsMTRxHMk CDA5w+xlV0c41Ume4YIiOmYNVrC2VLCm8WLjJijT2c+yl0Jz/6rcVZX5Yk2n944Xe9kP 3B+w== X-Forwarded-Encrypted: i=1; AJvYcCXtpZwTcyyStwo8orSNYOy4N5Q2dm8+3QdmDYIVYgpsdNyuaK2ia9F0/V0kgkyYMMf/LURhHDOeUBs=@lists.freedesktop.org X-Gm-Message-State: AOJu0YwwaJWf5Jf8BSxMGQwzFEQhNdWn8tpIcEsdY+WkWO4jFvdiKSLp un/iZjjdV/k+oLr7joq7Pofnq28s4AlCuf4xASfvESHqmKEPQx5n0s+qO43UBOy0QIviFk++v5a J45lNIxp2YJr5vSrb2wGX8K+JhcUI6zidSipQISPoGqdRS5viIz7Ba0kJVpHsqpFtYiCdcOE= X-Gm-Gg: ATEYQzxoTpw4JFip2ayKaS0+alhn8jaeL/6r9Wyh+BHq+gd0BFEduef4SdNIXR83kl0 FnXWQlDXfVdciuJmFMVxKEfaZPZkbTnRBeiarEYitM1WPp/DfuCQBKUcRwYlL5xyXcjfNwtwI83 4bHEt7fL3b3c1K0BnAP6MzKwvR/Sw8131cFwhQAsT6qqkHOiZ4Tp9KmzzhFCcDXg0hvunijzYrV duc0vcut5Yk7QuNZ4QMpICktS0stpeW8kMI9u4wy2C8JTHtzM//L57MlH+p2G4pZQqaVRjz9/3h luFL+wJIZUj931n9osZKjQLoDl3gIh0m0coKklvUgSARcGmP1u4EeWF+NQgEU8/XRL+Y3wmoPrJ jtIDXR1k7PDEJVw3mMvU+3kCLZcAsQwwypZgZLA5AFoSo X-Received: by 2002:a05:620a:bd3:b0:8c6:e20b:e6c6 with SMTP id af79cd13be357-8cbc8ef6dd8mr1958307585a.52.1772543306490; Tue, 03 Mar 2026 05:08:26 -0800 (PST) X-Received: by 2002:a05:620a:bd3:b0:8c6:e20b:e6c6 with SMTP id af79cd13be357-8cbc8ef6dd8mr1958299785a.52.1772543305828; Tue, 03 Mar 2026 05:08:25 -0800 (PST) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-485126563ddsm26253495e9.3.2026.03.03.05.08.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 05:08:25 -0800 (PST) From: Krzysztof Kozlowski Date: Tue, 03 Mar 2026 14:07:55 +0100 Subject: [PATCH 5/8] dt-bindings: display/msm: qcom,eliza-mdss: Add Eliza SoC MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260303-drm-display-eliza-v1-5-814121dbb2bf@oss.qualcomm.com> References: <20260303-drm-display-eliza-v1-0-814121dbb2bf@oss.qualcomm.com> In-Reply-To: <20260303-drm-display-eliza-v1-0-814121dbb2bf@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Jonathan Marek , Krishna Manikandan , Neil Armstrong , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=16848; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=LDFFiqzDW+f+iMho9NrXdtSG0YUfqf560O46iFi4qXs=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBppt0vYBDxBelmtU4J1HVOQNEEVD4ddDw1H9usm lwo/I7u6B6JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaabdLwAKCRDBN2bmhouD 15e/D/4tvzx59CAJsPAdEX8Zei+LVRjFhPTQl69l7EIDWsS21kunuUkEF44q3jebHGN/e4PT38I XjZ2Ykl8AHZR0bQ//LmpY6/HMGG+HhibrXKdJ7xzTGxho9fyFBj807ibzPkGxQiszO/iJAg0n8K CYqI4qk+ZuUlykfwboGH/DLmkLNTPhL8IqvssVZNX6EFJe8AqsZWQvYyGyHliu4I9m2ITrlbWtF r0ftOScvVBJ9PuyHMYDMu8YO06aQxVehCakvCR9JwUFdh3/DTcqjIoBgpAPYgdJ77oV6dJhveGU 6wmAh0EX4X2pMS15URl56t7vgK0QFpLvKQ6sCxv65hpqrPIxeEJGLE8IfkBZcsQbp4pgqaOAbuV bOQfG9NnTNLwpJHkJMFIg5fJrLBZlOSRyuF4Xl/YQm6WYwEIvm9pb3yFIU5muuZD5IPCCqzE3Nt JqBWEw7me/V13+xlUbehInmtjhiaWmb99aBSaO+e+yWqldb4DXxSzyrHWf1zmutkIg17XvUgpU+ Z8x/027iq3ueZhlXu/9dVVIhPnPvY+w9P7bJ70s/MUr6zvpici0cTtTAxqpAb6ldzAgyqzy3hdr t9rv0pXWmIbzbNtLepDeCOBgmp4TmPnwbrKgLV+q9IXcpKb6BR3rOUFIS3JtjhKXU9cXpll049I MYaOjAu6m6q7tIQ== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzAzMDEwMyBTYWx0ZWRfX2a+MZBEMVHi7 o7KTUXv0UBqWjpNYwN6loH2kKIICrpQzfxE76PGdwchbhc6A6Jw7eyh9n9XrEl+d4kjEhN5JydC kfPvzco2N0dmFaZlCG6UnhawLhebHtrDpoikEzA2wrTttXNlFmwjvSZoOd9LqRkYtgL+rfqCMlT RtvXKz9tmFu9TIiQPBLt/BzdNdAHvFQ7avabLz7tw7vGTPpeeyViZwxm/QuO5YU9KERvipgD0xF pWf28naDAbh6Yrl3ZhcboxmQyUlKnpgp2jslKNzpXLV1p5Mz1SrXbZsHiIF0nM8ctP/4hOl2FYI DiXtXFq599CdFBeAlwTDq4gEuoSEBswwhNPsu2GsE3jCRipyJwcmg8clm+EUV3rDhAZNX4uHDGN /zfrIATf2vhzY9mpEHUxLPrABD6eCfQNpYeBEARcJ+CNCdW7SVK5miECUFXQkH/miP9UMmXTMhN bvohb4qOUQyE4BWBcDQ== X-Authority-Analysis: v=2.4 cv=MuhfKmae c=1 sm=1 tr=0 ts=69a6dd4c cx=c_pps a=hnmNkyzTK/kJ09Xio7VxxA==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=wHLdSD0nsKlegPJtv6gA:9 a=QEXdDO2ut3YA:10 a=PEH46H7Ffwr30OY-TuGO:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: FnwhlONTBcbSwncLIPnPtGEv1_dvgI1I X-Proofpoint-GUID: FnwhlONTBcbSwncLIPnPtGEv1_dvgI1I X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-02_05,2026-03-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 bulkscore=0 lowpriorityscore=0 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603030103 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Add MDSS/MDP display subsystem for Qualcomm Eliza SoC, being overall a minor revision change against SM8750, but coming with few different components, like different DSI PHY and added HDMI. The binding does not include HDMI description yet. Signed-off-by: Krzysztof Kozlowski --- .../bindings/display/msm/qcom,eliza-mdss.yaml | 496 +++++++++++++++++++++ 1 file changed, 496 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml new file mode 100644 index 000000000000..9064b8d3993a --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml @@ -0,0 +1,496 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,eliza-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Eliza SoC Display MDSS + +maintainers: + - Krzysztof Kozlowski + +description: + Eliza SoC Mobile Display Subsystem (MDSS) encapsulates sub-blocks like DPU + display controller, DSI and DP interfaces etc. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + const: qcom,eliza-mdss + + clocks: + items: + - description: Display AHB + - description: Display hf AXI + - description: Display core + + iommus: + maxItems: 1 + + interconnects: + items: + - description: Interconnect path from mdp0 port to the data bus + - description: Interconnect path from CPU to the reg bus + + interconnect-names: + items: + - const: mdp0-mem + - const: cpu-cfg + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dpu + + "^displayport-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dp + + "^dsi@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dsi-ctrl + + "^phy@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dsi-phy-4nm + +required: + - compatible + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible = "qcom,eliza-mdss"; + reg = <0x0ae00000 0x1000>; + reg-names = "mdss"; + ranges; + + interrupts = ; + + clocks = <&disp_cc_mdss_ahb_clk>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&disp_cc_mdss_mdp_clk>; + + resets = <&disp_cc_mdss_core_bcr>; + + interconnects = <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names = "mdp0-mem", + "cpu-cfg"; + + power-domains = <&mdss_gdsc>; + + iommus = <&apps_smmu 0x800 0x2>; + + interrupt-controller; + #interrupt-cells = <1>; + + #address-cells = <1>; + #size-cells = <1>; + + mdss_mdp: display-controller@ae01000 { + compatible = "qcom,eliza-dpu"; + reg = <0x0ae01000 0x93000>, + <0x0aeb0000 0x2008>; + reg-names = "mdp", + "vbif"; + + interrupts-extended = <&mdss 0>; + + clocks = <&gcc GCC_DISP_HF_AXI_CLK>, + <&disp_cc_mdss_ahb_clk>, + <&disp_cc_mdss_mdp_lut_clk>, + <&disp_cc_mdss_mdp_clk>, + <&disp_cc_mdss_vsync_clk>; + clock-names = "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks = <&disp_cc_mdss_vsync_clk>; + assigned-clock-rates = <19200000>; + + operating-points-v2 = <&mdp_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + dpu_intf1_out: endpoint { + remote-endpoint = <&mdss_dsi0_in>; + }; + }; + + port@1 { + reg = <1>; + + dpu_intf2_out: endpoint { + remote-endpoint = <&mdss_dsi1_in>; + }; + }; + + port@2 { + reg = <2>; + + dpu_intf0_out: endpoint { + remote-endpoint = <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-150000000 { + opp-hz = /bits/ 64 <150000000>; + required-opps = <&rpmhpd_opp_low_svs_d1>; + }; + + opp-207000000 { + opp-hz = /bits/ 64 <207000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-342000000 { + opp-hz = /bits/ 64 <342000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz = /bits/ 64 <417000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz = /bits/ 64 <532000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz = /bits/ 64 <600000000>; + required-opps = <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz = /bits/ 64 <660000000>; + required-opps = <&rpmhpd_opp_turbo>; + }; + }; + }; + + dsi@ae94000 { + compatible = "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg = <0x0ae94000 0x400>; + reg-names = "dsi_ctrl"; + + interrupts-extended = <&mdss 4>; + + clocks = <&disp_cc_mdss_byte0_clk>, + <&disp_cc_mdss_byte0_intf_clk>, + <&disp_cc_mdss_pclk0_clk>, + <&disp_cc_mdss_esc0_clk>, + <&disp_cc_mdss_ahb_clk>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&disp_cc_esync0_clk>, + <&disp_cc_osc_clk>, + <&disp_cc_mdss_byte0_clk_src>, + <&disp_cc_mdss_pclk0_clk_src>; + clock-names = "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 = <&mdss_dsi_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + phys = <&mdss_dsi0_phy>; + phy-names = "dsi"; + + #address-cells = <1>; + #size-cells = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint = <&dpu_intf1_out>; + }; + }; + + port@1 { + reg = <1>; + + mdss_dsi0_out: endpoint { + remote-endpoint = <&panel0_in>; + data-lanes = <0 1 2 3>; + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-140630000 { + opp-hz = /bits/ 64 <140630000>; + required-opps = <&rpmhpd_opp_low_svs_d1>; + }; + + opp-187500000 { + opp-hz = /bits/ 64 <187500000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz = /bits/ 64 <300000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz = /bits/ 64 <358000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible = "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-4nm"; + reg = <0x0ae95000 0x200>, + <0x0ae95200 0x280>, + <0x0ae95500 0x400>; + reg-names = "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks = <&disp_cc_mdss_ahb_clk>, + <&bi_tcxo_div2>; + clock-names = "iface", + "ref"; + + #clock-cells = <1>; + #phy-cells = <0>; + + vdds-supply = <&vreg_l2b>; + }; + + dsi@ae96000 { + compatible = "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg = <0x0ae96000 0x400>; + reg-names = "dsi_ctrl"; + + interrupts-extended = <&mdss 5>; + + clocks = <&disp_cc_mdss_byte1_clk>, + <&disp_cc_mdss_byte1_intf_clk>, + <&disp_cc_mdss_pclk1_clk>, + <&disp_cc_mdss_esc1_clk>, + <&disp_cc_mdss_ahb_clk>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&disp_cc_esync1_clk>, + <&disp_cc_osc_clk>, + <&disp_cc_mdss_byte1_clk_src>, + <&disp_cc_mdss_pclk1_clk_src>; + clock-names = "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 = <&mdss_dsi_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + phys = <&mdss_dsi1_phy>; + phy-names = "dsi"; + + vdda-supply = <&vreg_l4b>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + mdss_dsi1_in: endpoint { + remote-endpoint = <&dpu_intf2_out>; + }; + }; + + port@1 { + reg = <1>; + + mdss_dsi1_out: endpoint { + remote-endpoint = <&panel1_in>; + data-lanes = <0 1 2 3>; + }; + }; + }; + }; + + mdss_dsi1_phy: phy@ae97000 { + compatible = "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-4nm"; + reg = <0x0ae97000 0x200>, + <0x0ae97200 0x280>, + <0x0ae97500 0x400>; + reg-names = "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks = <&disp_cc_mdss_ahb_clk>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names = "iface", + "ref"; + + #clock-cells = <1>; + #phy-cells = <0>; + + vdds-supply = <&vreg_l2b>; + }; + + displayport-controller@af54000 { + compatible = "qcom,eliza-dp", "qcom,sm8650-dp"; + reg = <0xaf54000 0x104>, + <0xaf54200 0xc0>, + <0xaf55000 0x770>, + <0xaf56000 0x9c>, + <0xaf57000 0x9c>; + + interrupts-extended = <&mdss 12>; + + clocks = <&disp_cc_mdss_ahb_clk>, + <&disp_cc_mdss_dptx0_aux_clk>, + <&disp_cc_mdss_dptx0_link_clk>, + <&disp_cc_mdss_dptx0_link_intf_clk>, + <&disp_cc_mdss_dptx0_pixel0_clk>, + <&disp_cc_mdss_dptx0_pixel1_clk>; + clock-names = "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks = <&disp_cc_mdss_dptx0_link_clk_src>, + <&disp_cc_mdss_dptx0_pixel0_clk_src>, + <&disp_cc_mdss_dptx0_pixel1_clk_src>; + assigned-clock-parents = <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 = <&dp_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + phys = <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names = "dp"; + + #sound-dai-cells = <0>; + + dp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-192000000 { + opp-hz = /bits/ 64 <192000000>; + required-opps = <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz = /bits/ 64 <270000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz = /bits/ 64 <540000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + mdss_dp0_in: endpoint { + remote-endpoint = <&dpu_intf0_out>; + }; + }; + + port@1 { + reg = <1>; + + mdss_dp0_out: endpoint { + data-lanes = <0 1 2 3>; + remote-endpoint = <&usb_dp_qmpphy_dp_in>; + link-frequencies = /bits/ 64 <1620000000 2700000000 5400000000 8100000000>; + }; + }; + }; + }; + }; -- 2.51.0