From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 26984FD88EB for ; Wed, 11 Mar 2026 03:24:14 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 8AD8310E7EC; Wed, 11 Mar 2026 03:24:13 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.b="RF/NaIiv"; dkim=pass (2048-bit key; unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="D1GdAK0r"; dkim-atps=neutral Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by gabe.freedesktop.org (Postfix) with ESMTPS id DE1D810E7EC for ; Wed, 11 Mar 2026 03:24:10 +0000 (UTC) Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62ANoK8m145106 for ; Wed, 11 Mar 2026 03:24:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= olgrx1MYjW3M13vKuCKRGX1F1X7ze0A85phYh0ZSsvc=; b=RF/NaIivEoDYx6Ey mOrEITLRrANHo7pP52UJqpTA4jVCbHe0VMgP8IZFpDUZxNxBfoUSJ6Av6/I/uIEh ygOxXMGM4jH+mXk0Vs85EPHB1ax8eeW/4iIN9QcNtVbbU8Oo7ymkrOvXyU5CDWgq qb/t8qN8HvWFInJWXkx2q/5lRc7CMqYZCZN9mWfRoGNs7PK9+ovedEHjavM2lQv8 xmMvniG/kTIbQjxBvtGrgg4JV3SbfCBxp029cVZBqBAwsKuBweCH+gOEGgEdLCY0 CUX1eP4/PGqf9+VRj8s/vzUwEvCGDF1pJce7bhvvt82BBOO49YiYZWzzAtEFw2L9 d2NlAA== Received: from mail-ua1-f70.google.com (mail-ua1-f70.google.com [209.85.222.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ctwav8h8b-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 11 Mar 2026 03:24:10 +0000 (GMT) Received: by mail-ua1-f70.google.com with SMTP id a1e0cc1a2514c-94e9d49f7c7so30017734241.0 for ; Tue, 10 Mar 2026 20:24:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773199449; x=1773804249; darn=lists.freedesktop.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=olgrx1MYjW3M13vKuCKRGX1F1X7ze0A85phYh0ZSsvc=; b=D1GdAK0rM0mb7JDkiqWP2nBh3fLVh3GtJYTMJIqrYu6OIb+bnGx2hhiWPaZhkcW+lq IbkCKmD3Q9hVPLZypPKxusi/5SLdzTI8g8rcNIP6dBo43jhuypKnVVkFlViUwB+dotP6 GwNOWSioIXrWORz9hp1Vm9V0IuIZY62/tJw1tofbbWOfERVO4OlP3Z0RSoi0WiwysCAG pOk7LKjtmCgxvm3fDnawV4/t+225RjaQVFBDd6dwEKMEkuFki9FHr3OV2sQ8tbzd49PN Xv5ov9nwPEq3waaV0T37glaUDT/tSWY3Z6EBgHM/gMdEqsKiE5XR9OAjjQ8T3ddfSUnN YsxA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773199449; x=1773804249; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=olgrx1MYjW3M13vKuCKRGX1F1X7ze0A85phYh0ZSsvc=; b=safF9TNde3QWkGqC/ukk2ZUUXzALymiv8huVq616caEN6knSDU2xprTw4J1tnCe3Ga 89iULylkPlOGQ93p+Mh/3VZ2wdhIMMvP5DMagUoKSuLqZfg2qtcS9/haq058lUz4jBxb 5Og0NUCRL+Q4VsRr6USKseQZ2QxV0jRdFVtfjXdgWzK0bPoyP1mIfkny9IJMPFJJwNPm 8yrurG+KPgKEZZ7EU3hZFqjJKgPQQVq0LIV64PS4JBPClE+8bnzzAAK67EWwQJWxCoKr JHVGn+LLnLy3stVpIBXpk+XZzIO7ISLbTzzoH+66g2BKXy3EF9dQ74jjyTxv8A9/IcIX zouQ== X-Forwarded-Encrypted: i=1; AJvYcCWAhzQfgOqUrY2ZK0utE9GJKdvm7awThty6PNFEmTz0jQOu0FKJ+xcq0l+AId4rI0Dr65zXlgph6TM=@lists.freedesktop.org X-Gm-Message-State: AOJu0Yy/EaxDyjEov+9gkPvI1FqX076hO+yWM7J5CELSY8LNSEYWJk78 hPmyeS2jHwmuJ3h5ghX7Roy5q/HAfDnzNA74C4SzG/PPpKKAQLWZeIridMsM/zcPUyAwad85jAC LUJZB7dW9Nw+z8hLep13gnr5D50BQL6rm6wO5RoRQzr1fc7fYuvfQFLOZq+gEva/MB2NolAk= X-Gm-Gg: ATEYQzz5CM08X663ItwME8CMjj73/c2FgmP3zp0OVOfhwkCCc5a21Pufbcd08PAQYxx RsNuRw3H6NeH3QLK0aiUJadkgIGVM7hm+XBHYWwX/5SA5wuYDL7Qhw2gjT1X8xK4MMJUZcx4bq1 bUjnc6pV0eGlwn8buFOHxl+xXdZOxeBxW0HLSNwhGTcWngH4DU4mF8qrBgRIghrzqG30stm9D4z NCBf72Ugze+7+ET15ASU0QGXBBvKjWBtmTECaVq/tG0/e41ERQfdnplKpndHPtMyvkZOxWyTAzP LfS19vTrmWj9QdTTgLpsadXsx8MIAGRGHI+DRc8d3QPuWkIxTeB/w/B/N0cPx23vM8Ux0rniHTV /FTLcTQ0jJGWyEwsYXJlFooRYe6QTg39pEb33hrZlHy0smWsmaRhHjgPd+5x8bDfW2HS9rGJPIc 18JszZ8h6Lv4qkw1hax/jqktY/fwbGeiStbpY= X-Received: by 2002:a05:6102:3713:b0:5ff:fbe4:89d with SMTP id ada2fe7eead31-601deec1819mr483152137.20.1773199449444; Tue, 10 Mar 2026 20:24:09 -0700 (PDT) X-Received: by 2002:a05:6102:3713:b0:5ff:fbe4:89d with SMTP id ada2fe7eead31-601deec1819mr483141137.20.1773199449040; Tue, 10 Mar 2026 20:24:09 -0700 (PDT) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-38a67e5ed41sm1422721fa.25.2026.03.10.20.24.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Mar 2026 20:24:08 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 11 Mar 2026 05:23:14 +0200 Subject: [PATCH v2 20/25] soc: qcom: ubwc: drop ubwc_dec_version MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260311-ubwc-rework-v2-20-69f718f2a1c9@oss.qualcomm.com> References: <20260311-ubwc-rework-v2-0-69f718f2a1c9@oss.qualcomm.com> In-Reply-To: <20260311-ubwc-rework-v2-0-69f718f2a1c9@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Bjorn Andersson , Konrad Dybcio , Akhil P Oommen Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=8046; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=pmFB7F4m9DD9Uhv2va2d9Jn2sdEDdyLf5d6Ucdg28MM=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpsOAguIR03+RT9hnEU1tN08Xsime41fwOQZdHc u4pJVZzo8iJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCabDgIAAKCRCLPIo+Aiko 1cwPB/9BO2VzYaUF+xNYCNDVqkanNDG1CJ6qnfeTVp1bqz6neRuSaFFIlvLRRtkYy6gCiWcDLH9 mXZbjzcfuyJybP4e0sAS9K+Ve3bsSWJ6DGB1ETskXPlDrGkH7f3XCHscGreI54uZ7vrdr9w/ZsV hYX/NB1qOEuDKTu072pfh576RNsK/anRfNb6k5o1x+z1s7PJKOKZslsq3HFCkTh8rIka4HzwD6u s7Kszt4yzH2tZw7tkqVvvxV/xit8N9z75vWYMZfNXSOLP1njgNBfs6ZyzqUaWCO3JsE1wWmQZp5 Am3ovgomFDFYIo8zSRRQVCG2nbhQBEVQIv+M60fR4kSKXNhX X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzExMDAyNiBTYWx0ZWRfX/sZJN7EOKay1 YSF3anWuzHYF/voUIsb4jELf64VZgalfsF1X+Nhwunhi/rDFl8Hhl1xmftBUbVlN+eQKX/2N8zq aXOTkMiDPXIvbzRavmYDIsPJXwcLzFAtGF8pppxPgf1XkNxomJcGg891rnqWY1tZxrlMWzrroH/ QHzpP1I1JNaTEDp0OWaeka2/Dj3xWqlYYMcuyAcdPmAnq1wA24a30wCZPg8qXbzY2c4eA1V2i57 1qYfiD9HLf9Nq3m5ZfUwtomPy0RwWuW17Hztl3mJXvph2ac2jo1EuAbnfHD/Gw1nExxWseVQMAa ut76eLnBXExuU0oMMU2Sr3hGp5lpzbsrQMRwfM/8jvr4PfIyxivYeBwTyZV1a+Zo3TacWSWbkbS TF9p53UTSl2bqIiZ51G+MI/v3RiR5QEZQT/ptiYa+c3fuMJMwcCh+3LxV8AHqb0koQ50HDadXJw K1fsYmP+taPaRB3UxAQ== X-Proofpoint-GUID: 3cKhvPBeK_4a_z0v7x2FrfaI-jRLvUR1 X-Authority-Analysis: v=2.4 cv=K/Yv3iWI c=1 sm=1 tr=0 ts=69b0e05a cx=c_pps a=R6oCqFB+Yf/t2GF8e0/dFg==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=LGEa-qlQBoucZRe8vqkA:9 a=QEXdDO2ut3YA:10 a=TD8TdBvy0hsOASGTdmB-:22 X-Proofpoint-ORIG-GUID: 3cKhvPBeK_4a_z0v7x2FrfaI-jRLvUR1 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-10_05,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 impostorscore=0 malwarescore=0 spamscore=0 bulkscore=0 lowpriorityscore=0 suspectscore=0 adultscore=0 clxscore=1015 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603110026 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" The ubwc_dec_version field has been inherited from the MDSS driver and it is equal to the version of the UBWC decoder in the display block only. Other IP Cores can have different UBWC decoders and so the version would vary between blocks. As the value is no longer used as is not relevant to other UBWC database consumers, drop it from the UBWC database. Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- drivers/soc/qcom/ubwc_config.c | 22 ---------------------- include/linux/soc/qcom/ubwc.h | 2 -- 2 files changed, 24 deletions(-) diff --git a/drivers/soc/qcom/ubwc_config.c b/drivers/soc/qcom/ubwc_config.c index e63daf748e30..c5c7fcb4d013 100644 --- a/drivers/soc/qcom/ubwc_config.c +++ b/drivers/soc/qcom/ubwc_config.c @@ -18,7 +18,6 @@ static const struct qcom_ubwc_cfg_data no_ubwc_data = { static const struct qcom_ubwc_cfg_data kaanapali_data = { .ubwc_enc_version = UBWC_6_0, - .ubwc_dec_version = UBWC_6_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -28,7 +27,6 @@ static const struct qcom_ubwc_cfg_data kaanapali_data = { static const struct qcom_ubwc_cfg_data msm8937_data = { .ubwc_enc_version = UBWC_1_0, - .ubwc_dec_version = UBWC_1_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -37,7 +35,6 @@ static const struct qcom_ubwc_cfg_data msm8937_data = { static const struct qcom_ubwc_cfg_data msm8998_data = { .ubwc_enc_version = UBWC_1_0, - .ubwc_dec_version = UBWC_1_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -51,7 +48,6 @@ static const struct qcom_ubwc_cfg_data qcm2290_data = { static const struct qcom_ubwc_cfg_data sa8775p_data = { .ubwc_enc_version = UBWC_4_0, - .ubwc_dec_version = UBWC_4_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, .highest_bank_bit = 13, @@ -60,7 +56,6 @@ static const struct qcom_ubwc_cfg_data sa8775p_data = { static const struct qcom_ubwc_cfg_data sar2130p_data = { .ubwc_enc_version = UBWC_3_0, /* 4.0.2 in hw */ - .ubwc_dec_version = UBWC_4_3, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -70,7 +65,6 @@ static const struct qcom_ubwc_cfg_data sar2130p_data = { static const struct qcom_ubwc_cfg_data sc7180_data = { .ubwc_enc_version = UBWC_2_0, - .ubwc_dec_version = UBWC_2_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -79,7 +73,6 @@ static const struct qcom_ubwc_cfg_data sc7180_data = { static const struct qcom_ubwc_cfg_data sc7280_data = { .ubwc_enc_version = UBWC_3_0, - .ubwc_dec_version = UBWC_4_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -89,7 +82,6 @@ static const struct qcom_ubwc_cfg_data sc7280_data = { static const struct qcom_ubwc_cfg_data sc8180x_data = { .ubwc_enc_version = UBWC_3_0, - .ubwc_dec_version = UBWC_3_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit = 16, @@ -98,7 +90,6 @@ static const struct qcom_ubwc_cfg_data sc8180x_data = { static const struct qcom_ubwc_cfg_data sc8280xp_data = { .ubwc_enc_version = UBWC_4_0, - .ubwc_dec_version = UBWC_4_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -108,7 +99,6 @@ static const struct qcom_ubwc_cfg_data sc8280xp_data = { static const struct qcom_ubwc_cfg_data sdm670_data = { .ubwc_enc_version = UBWC_2_0, - .ubwc_dec_version = UBWC_2_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit = 14, @@ -116,7 +106,6 @@ static const struct qcom_ubwc_cfg_data sdm670_data = { static const struct qcom_ubwc_cfg_data sdm845_data = { .ubwc_enc_version = UBWC_2_0, - .ubwc_dec_version = UBWC_2_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit = 15, @@ -124,7 +113,6 @@ static const struct qcom_ubwc_cfg_data sdm845_data = { static const struct qcom_ubwc_cfg_data sm6115_data = { .ubwc_enc_version = UBWC_1_0, - .ubwc_dec_version = UBWC_2_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -134,7 +122,6 @@ static const struct qcom_ubwc_cfg_data sm6115_data = { static const struct qcom_ubwc_cfg_data sm6125_data = { .ubwc_enc_version = UBWC_1_0, - .ubwc_dec_version = UBWC_3_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -143,7 +130,6 @@ static const struct qcom_ubwc_cfg_data sm6125_data = { static const struct qcom_ubwc_cfg_data sm6150_data = { .ubwc_enc_version = UBWC_2_0, - .ubwc_dec_version = UBWC_2_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit = 14, @@ -151,7 +137,6 @@ static const struct qcom_ubwc_cfg_data sm6150_data = { static const struct qcom_ubwc_cfg_data sm6350_data = { .ubwc_enc_version = UBWC_2_0, - .ubwc_dec_version = UBWC_2_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -160,7 +145,6 @@ static const struct qcom_ubwc_cfg_data sm6350_data = { static const struct qcom_ubwc_cfg_data sm7150_data = { .ubwc_enc_version = UBWC_2_0, - .ubwc_dec_version = UBWC_2_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit = 14, @@ -168,7 +152,6 @@ static const struct qcom_ubwc_cfg_data sm7150_data = { static const struct qcom_ubwc_cfg_data sm8150_data = { .ubwc_enc_version = UBWC_3_0, - .ubwc_dec_version = UBWC_3_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit = 15, @@ -176,7 +159,6 @@ static const struct qcom_ubwc_cfg_data sm8150_data = { static const struct qcom_ubwc_cfg_data sm8250_data = { .ubwc_enc_version = UBWC_4_0, - .ubwc_dec_version = UBWC_4_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -187,7 +169,6 @@ static const struct qcom_ubwc_cfg_data sm8250_data = { static const struct qcom_ubwc_cfg_data sm8350_data = { .ubwc_enc_version = UBWC_4_0, - .ubwc_dec_version = UBWC_4_0, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -198,7 +179,6 @@ static const struct qcom_ubwc_cfg_data sm8350_data = { static const struct qcom_ubwc_cfg_data sm8550_data = { .ubwc_enc_version = UBWC_4_0, - .ubwc_dec_version = UBWC_4_3, .ubwc_swizzle = UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread = true, @@ -209,7 +189,6 @@ static const struct qcom_ubwc_cfg_data sm8550_data = { static const struct qcom_ubwc_cfg_data sm8750_data = { .ubwc_enc_version = UBWC_5_0, - .ubwc_dec_version = UBWC_5_0, .ubwc_swizzle = 6, .ubwc_bank_spread = true, /* TODO: highest_bank_bit = 15 for LP_DDR4 */ @@ -219,7 +198,6 @@ static const struct qcom_ubwc_cfg_data sm8750_data = { static const struct qcom_ubwc_cfg_data glymur_data = { .ubwc_enc_version = UBWC_5_0, - .ubwc_dec_version = UBWC_5_0, .ubwc_swizzle = 0, .ubwc_bank_spread = true, /* TODO: highest_bank_bit = 15 for LP_DDR4 */ diff --git a/include/linux/soc/qcom/ubwc.h b/include/linux/soc/qcom/ubwc.h index ddd7b15d9ff1..c5f049eab07d 100644 --- a/include/linux/soc/qcom/ubwc.h +++ b/include/linux/soc/qcom/ubwc.h @@ -13,8 +13,6 @@ struct qcom_ubwc_cfg_data { u32 ubwc_enc_version; - /* Can be read from MDSS_BASE + 0x58 */ - u32 ubwc_dec_version; /** * @ubwc_swizzle: Whether to enable level 1, 2 & 3 bank swizzling. -- 2.47.3