From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7E577103E2F3 for ; Wed, 11 Mar 2026 23:10:50 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id E1B6910E53B; Wed, 11 Mar 2026 23:10:49 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.b="Q1YXDdrE"; dkim=pass (2048-bit key; unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="f4Vvt0m8"; dkim-atps=neutral Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by gabe.freedesktop.org (Postfix) with ESMTPS id B889E10E409 for ; Wed, 11 Mar 2026 23:10:48 +0000 (UTC) Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62BMN3B23137274 for ; Wed, 11 Mar 2026 23:10:48 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=ntJOwzxTRKyp07lQZdTsli Wn9kvDl7CAp2MYSh6e0JI=; b=Q1YXDdrE/gQTMvHO05wreJTy0y91DkDZfJj7Jg /32XimgU4afPBdD7jmXLlPgnx0eyqYHGJg6xrap7ByBaFXGQpM8SgRs+10qXos6X V0iHzJtI6HhpgO54tLBWY4BiBfZuQ9upsKiu9pF6EKqFRv46jGgO3YmnL32Bb9JQ X0BalX/DXCKdINJ8RUDpSWeUgak4hJ1M/RaTGFOlzqiSR69c89EeaIUddaRzTR0m MILW+C9jRZCnzFNpRahJGW81l6SytXeYdcpkfPrCU1WKAWkf1sk3IHhYOA3am8OS y3AyvooctpyN2QkQyrjBhNiYUBFgUvKMitiB0O70RXuHy4Nw== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cuh4w83hm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 11 Mar 2026 23:10:48 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-c73b0c33e72so151581a12.0 for ; Wed, 11 Mar 2026 16:10:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773270647; x=1773875447; darn=lists.freedesktop.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=ntJOwzxTRKyp07lQZdTsliWn9kvDl7CAp2MYSh6e0JI=; b=f4Vvt0m81ndCjWGaOIl6/I88u9i7hF5CEkWv1p78PHnLVGJD0LQOCBUT5y2CTFeZOQ gqJ+m+axAXMZXvFiTy04eAChBeWqdEWepRSMUohgrVZVeM1w/Pa3MvCkHOwr72e2vJQn G3KERVn+ht8VLhPXafdfTPH0dZsgo9CEPhSNSoFekzP977nYOr5cjgv6haThzp9j1QVF 1Ox+nO/lvfteori7W13W14FRY9PiYOVnjCUX8VyKJfcbLEwUATad5FskwzNMZHXurD5f 4y2oci12sEooAAfWq5C5P+2G7xp3Yl8uQd7zG2woTSOUJdMy6JU/1M4oXb7dAq2pwrVN 1UUA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773270647; x=1773875447; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=ntJOwzxTRKyp07lQZdTsliWn9kvDl7CAp2MYSh6e0JI=; b=Je1WEyV7feXH1xyGRMK+Vv0QhPIiBeyH6jdLJBFMi3T/jScE+HqWaunbGRk1jg6Enl dKeiHKcwu5gWpjRuxXbKhUd6tZDjUKf8HIxjJTCW8R2Fl/Tjqt+jrIZ3ZAJxX8mliypq E/KH7PEtWhWJYbFH8BLdhCxlFhEPsImp3n+nczWJGu5ljoA9C4oo3kz0mobUcP/YUeke Bv8XfebtrRJwgizvFveIfCGCErDDsF8xTpGZVwdyoyohNJMbBZxRGuZVGP+WG2VwY8Uo IBGCB9enubWT63NdpoovdW92W9ZxYFHjXTsJolA0aKmX1zTdPANAH/znOk3LX5JNKfSg wNsw== X-Forwarded-Encrypted: i=1; AJvYcCXyfc9i0AD5wrY45qftK/1/n36Ae5Wr9HWTaqatPfXGZkgq1xLVBde8jo+ivMlfHiPFySBLBJOAV/g=@lists.freedesktop.org X-Gm-Message-State: AOJu0YxUeFAO61n6Lt2FcWkYbTNs0jAq1X0nuB+fehBw5m1Fx6OeI7S/ cM1Hw0zvQFVZ0F7dp//X8GNe2EQ6T53ZqBgGyRhtEdra0nHQOOXDiAKW6oY81UCtz4P06PWiEtu GFfEawmLnOGTUwYznWXMVHAKjsY0WkGEGyy0zZTXp8h6JmbS4tlWO1VnHhkvrrJ4FXlgK+BE= X-Gm-Gg: ATEYQzyKnqHjZzTiu6HwTJTK5iTX1QOuvxgsfKFLql8M0uOsTyBwoUKVX6zcvesYplO XugQa7sVHvybAUEAXNXu3qwAbMeSA2ac+YxMDarFlzP7F0d9skXQe+ZNuz5+xEVThKqheKDORD1 HyCudxh1VPUOn95XO11joytYkn3IGQayMwY1OeDf1pu14M06GphdVDUQqfBfvYRYWUuwjBEOM4w +otErvWA/8ggAo13+rcYJrLYztA65RP9Qy/n4z7WZ0CYdpZx2KwrMCY9xbXCbNFiP+ZPWsOStla XA2CgyvKMFnlvzU1ej5HdFvnFaA2aVI7b1RoCwuowa1vDIwmsPt0r0Tlnn/y4EwVaBsAjeynKYJ F9nCpTAInSYhN7i4DODSdALjLcZAsOmx6RaZd782MMP9rvw== X-Received: by 2002:a05:6a00:4ac7:b0:81a:7d1e:8132 with SMTP id d2e1a72fcca58-829f6f21403mr3907198b3a.21.1773270647187; Wed, 11 Mar 2026 16:10:47 -0700 (PDT) X-Received: by 2002:a05:6a00:4ac7:b0:81a:7d1e:8132 with SMTP id d2e1a72fcca58-829f6f21403mr3907161b3a.21.1773270646641; Wed, 11 Mar 2026 16:10:46 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82a0725facbsm774569b3a.20.2026.03.11.16.10.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Mar 2026 16:10:45 -0700 (PDT) From: Akhil P Oommen Subject: [PATCH v8 0/4] Support for Adreno 612 GPU - Respin Date: Thu, 12 Mar 2026 04:39:52 +0530 Message-Id: <20260312-qcs615-spin-2-v8-0-fca38edcd6e6@oss.qualcomm.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAED2sWkC/3XR327CIBQG8FcxXA8HBzilXvkeyy74O0mmtVCbL cZ3H9YtmrreAB/J+fElnEkJOYVCNqszyWFMJXWHGvTLiridOXwEmnzNBBgozriivStYt3JMBwo 0eKks88G2rSZ15phDTF+T9/Z+yzn0p8oOt0tiTQnUdft9Gjarvh6oH15N3qOkscu0WXNyHdylM nT5e+o18mnyt0IzqzByyiizxkgZNWuZ2nalrPuT+by+sq7LBI5wRzh7QqAiBnzjZLQRAy4g4gE BmCOiIm2UXjrdRMX9AiLvCDA5R2RFojKMOWURRVxA1AMCOEdURYSSXqNE5pxdQPABEXyOYEW80 U393ohaiwWk+UOQcXhCmoookLy1gCK08A9yuVx+AJIGWVGIAgAA X-Change-ID: 20251015-qcs615-spin-2-ed45b0deb998 To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Jessica Zhang , Gaurav Kohli Cc: Dan Carpenter , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Jie Zhang , Akhil P Oommen , Qingqing Zhou , Dmitry Baryshkov , Konrad Dybcio , Jie Zhang X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773270637; l=4462; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=+rIZqkmT2LXwCveneIi/pNtz1LZGgQpxbuztVSzuDnU=; b=9YJeFmI6Bo9N5MyyIrk0KEKTkZJ0pphdZ8RU3R2BgBr1njSzwq807iHqVLDQKl+p5gD2OyeAf i/KA5M/TBMFDr82XeGE3gs1kyu7wOS7p7Nk5efP44+e/3ddqbgRw5Ye X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-ORIG-GUID: 7KlwrU4qJ54_DUDWQLgJGgaCLC6vfLij X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzExMDE5NyBTYWx0ZWRfXw8aW0FgdisEk ZxevTdeOeFlxKOjvck6LGrQsDz51439p3OdOMx8E7f9Q8kXuVkBCyEF0trRPlwRzAWZ1OknR/Zh ilh7m9BbElTVVyBTskl/V57Y5FYxMY+A3rsu2eUzcu/xtEWRlab+FLNYGQk+yVt0/9EL/mRk9mb YqHIX5JEDJ1mzDIE9Ki+LJO8rJTTAorB66iuDZq6x87cXMI1Cvfj6OiYLcYJqnxDUAJm8Rk7MqR oV6UaxxMNXOQa5hjjAIeBAypvI/zqKWSJ0F4cDfjAauwZaUdNdWIpGQz4hNNGRYdbrzdxkE2kzh /VWPae5B3HTwMCcvux6GorD1wPCMTy66tRTIwqPyH83pOrxYW53ZkquW2kgSqN1cskbDv9BEn8c gOn29jr3lXtGH7d7G2FK322QoFtXdk6y3KYZK8mIMimy6hdIhOK4K8/hKX4HUdAhqMVZ9By3LCs k3Bm6Ri4RCiMjmP4hLA== X-Authority-Analysis: v=2.4 cv=YucChoYX c=1 sm=1 tr=0 ts=69b1f678 cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=VwQbUJbxAAAA:8 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=59olv_ZbtoQn0EF98qAA:9 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: 7KlwrU4qJ54_DUDWQLgJGgaCLC6vfLij X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-11_02,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 impostorscore=0 phishscore=0 clxscore=1015 priorityscore=1501 adultscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603110197 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This is a respin of an old series [1] that aimed to add support for Adreno 612 GPU found in SM6150/QCS615 chipsets. In this version, we have consolidated the previously separate series for DT and driver support, along with some significant rework. Regarding A612 GPU, it falls under ADRENO_6XX_GEN1 family and is a cut down version of A615 GPU. A612 has a new IP called Reduced Graphics Management Unit or RGMU, a small state machine which helps to toggle GX GDSC (connected to CX rail) to implement the IFPC feature. Unlike a full-fledged GMU, the RGMU does not support features such as clock control, resource voting via RPMh, HFI etc. Therefore, we require linux clock driver support similar to gmu-wrapper implementations to control gpu core clock and GX GDSC. In this series, the description of RGMU hardware in devicetree is more complete than in previous version. However, the RGMU core is not initialized from the driver as there is currently no need for it. We do perform a dummy load of RGMU firmware (now available in linux-firmware) to ensure that enabling RGMU core in the future won't break backward compatibility for users. Bjorn, I have rebased the pending DT patches on top of arm64-for-7.1 branch to make it convenient for you to pick them. [1] Driver: https://lore.kernel.org/lkml/20241213-a612-gpu-support-v3-1-0e9b25570a69@quicinc.com/ Devicetree: https://lore.kernel.org/lkml/fu4rayftf3i4arf6l6bzqyzsctomglhpiniljkeuj74ftvzlpo@vklca2giwjlw/ Signed-off-by: Akhil P Oommen --- Changes in v8: - Rebased on top of arm64-for-7.1 - Link to v7: https://lore.kernel.org/r/20260121-qcs615-spin-2-v7-0-52419b263e92@oss.qualcomm.com Changes in v7: - Drop msm driver and dt binding doc patches as they got picked up by Rob Clark - Update interrupt property to use 4 cells - Rebase on top of arm64-for-6.20 branch in Bjorn's tree - Capture trailers - Link to v6: https://lore.kernel.org/r/20251231-qcs615-spin-2-v6-0-da87debf6883@oss.qualcomm.com Changes in v6: - Move the rgmu register range update from patch#8 to patch#6. - Capture trailers - Link to v5: https://lore.kernel.org/r/20251226-qcs615-spin-2-v5-0-354d86460ccb@oss.qualcomm.com Changes in v5: - Rebase on v6.19-rc2 - Make the reg list in A612 GPU's binding doc stricter (Krzysztof) - Link to v4: https://lore.kernel.org/r/20251204-qcs615-spin-2-v4-0-f5a00c5b663f@oss.qualcomm.com Changes in v4: - Rebased on top of next-20251204 tag - Added a new patch to simplify gpu dt schema (Krzysztof) - Added a new patch for GPU cooling support (Gaurav) - Updated the gpu/gmu register range in DT to be more accurate - Remove 290Mhz corner for GPU as that is not present in downstream - Link to v3: https://lore.kernel.org/r/20251122-qcs615-spin-2-v3-0-9f4d4c87f51d@oss.qualcomm.com Changes in v3: - Rebased on top of next-20251121 tag - Drop a612 driver support patch as it got picked up - Rename rgmu.yaml -> qcom,adreno-rgmu.yaml (Krzysztof) - Remove reg-names property for rgmu node (Krzysztof) - Use 'gmu' instead of 'rgmu' as node name (Krzysztof) - Describe cx_mem and cx_dgc register ranges (Krzysztof) - A new patch to retrieve gmu core reg resource by id - Link to v2: https://lore.kernel.org/r/20251107-qcs615-spin-2-v2-0-a2d7c4fbf6e6@oss.qualcomm.com Changes in v2: - Rebased on next-20251105 - Fix hwcg configuration (Dan) - Reuse a few gmu-wrapper routines (Konrad) - Split out rgmu dt schema (Krzysztof/Dmitry) - Fixes for GPU dt binding doc (Krzysztof) - Removed VDD_CX from rgmu dt node. Will post a separate series to address the gpucc changes (Konrad) - Fix the reg range size for adreno smmu node and reorder the properties (Konrad) - Link to v1: https://lore.kernel.org/r/20251017-qcs615-spin-2-v1-0-0baa44f80905@oss.qualcomm.com --- Gaurav Kohli (1): arm64: dts: qcom: talos: Add GPU cooling Jie Zhang (2): arm64: dts: qcom: talos: Add gpu and rgmu nodes arm64: dts: qcom: qcs615-ride: Enable Adreno 612 GPU Qingqing Zhou (1): arm64: dts: qcom: talos: add the GPU SMMU node arch/arm64/boot/dts/qcom/qcs615-ride.dts | 8 ++ arch/arm64/boot/dts/qcom/talos.dtsi | 149 +++++++++++++++++++++++++++++++ 2 files changed, 157 insertions(+) --- base-commit: bb4d28e377cf04fbee8a01322059fa14808cdfe9 change-id: 20251015-qcs615-spin-2-ed45b0deb998 Best regards, -- Akhil P Oommen