From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id AC97AE99062 for ; Fri, 10 Apr 2026 09:35:55 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 1826710E916; Fri, 10 Apr 2026 09:35:55 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.b="R3gopdGr"; dkim=pass (2048-bit key; unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZVGgU0EF"; dkim-atps=neutral Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by gabe.freedesktop.org (Postfix) with ESMTPS id BDF8410E91D for ; Fri, 10 Apr 2026 09:35:45 +0000 (UTC) Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63A6rbUk2624739 for ; Fri, 10 Apr 2026 09:35:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 62xFHJ/rwzZUmyAq//ZcguSv87877vbIJqXyB2J830g=; b=R3gopdGr3Qu+8JEi H3R9JOr149EHe83W+YdIGXdcjyXDfvUXPG08thd/nmB+xDQ/CAklKNHVKCXacbSP f13uk5rIf+mQpV+5JLiubPAzDjBPnCPDIQCPXM6f6rfGEgVzf2VVsWxaEvVarimo caBouYjCasi6EDZF8Xgnc/CPSAdrL9eKlsD3TvjI1Vvj/2BxEXxUdGpEM8ToDMqz eXBbAzwKNnCrX6LPiglDnmGHpFZngEN6w2+pyM6QwFnK/G6SJO/Y4aJd7tjEkPkI rC7ETq7dB7qSUPmM8ELqByG/6xRvXkfQrzvTPhOFfZCz6N6iK841/jzUIAK+QwcM FZo+5A== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4decmu3m97-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 10 Apr 2026 09:35:44 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-50b4661881eso20369621cf.0 for ; Fri, 10 Apr 2026 02:35:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775813744; x=1776418544; darn=lists.freedesktop.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=62xFHJ/rwzZUmyAq//ZcguSv87877vbIJqXyB2J830g=; b=ZVGgU0EFJnnMp6Dnq09hiiA0uecRmiM5Si/wJKi8TntrqywFj6AZFgN49pjgnrp+ea GOGblBAEsv+skXIaukVkvFH5DgrqxGeGeeJRj1Alc4Pg6d5krDW8DbHrZL7U0XZsMrLE M5LT7D2v6jpDjXy0teq0ao6lm4Rp1AGPphyVRi9FZwRMODbrFAAaDdk4AYEb5Q84flV9 k1SUd0vC5kCCz0j1MudMWjdLH4FMFaU7CLxgLWGx0TDG+0sMRcCC1F/IlY84jid5VLcz xFh5/ezMFAqW4LCNuUgTzCMyW5uAMamx+0BXZzr8+/dKNKhSc0Xl6wIe3g62heSt63X5 yfUA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775813744; x=1776418544; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=62xFHJ/rwzZUmyAq//ZcguSv87877vbIJqXyB2J830g=; b=GPiq4CDhdgGtEYks86RbegcOt8GrW/YzFWtt2KH3CzGHW1WGH5m7C5MGCwqs1z+9eU knyylz2ZpXiN4mtm9d8eh3bXarrXg77d5geqbIQeTG0bp0z8ylEo7RJOYBiccZ7SKs9Q ak55CKOZmCI3PlgwwNDUi9m+PqsPl/fNaA4GkCtWYFdZ+N12ipftazqOV1grHzozGhse H4nuqrYO1AjzroHrj+H5bO2m4DEWkWmxBE52D2tl7hdMVhhWGWbKxD9gmAetF4LzhtQ8 0auoApJidqx8f93hgCt4uowd4oIYOgS/DJjIFB1wVYxRlrUVN9hpaAXJxgJenepD8egl Zz3w== X-Forwarded-Encrypted: i=1; AJvYcCWcmV3O746fOSHDifT5pBGpUIWUOHa9BC5sqtNu+sK4gA6LuiiSbDLPu/ryS6d1cGWzEYdCd96B834=@lists.freedesktop.org X-Gm-Message-State: AOJu0YyO8+lCvmtNw2zw58m8PQrrHfHVj25zDUr4LxONmwJzwspeJUw4 6HfHmDoiF3cbEHXsqIoLjVq0TPtjf2HaPDVYOP8mtQjh2CS+RnncEwHYiV52fPIT/Cqcwwiutn+ gWcDE8st++C42ci+R0ZL1K5kEwiqS/yjrZzJN4Lq7Kwl1B7A4e13+ToaBI/PLCpE0YYLJzA8= X-Gm-Gg: AeBDietCyMce6fW6GUBHIr/USoHfkpD1Lskjy8FCXpvo+oVtumuE2GUF/M5bRNuIKEp +uypRvNwHeOUHcyLMz/cyUqamRyXUqSj35Jah1DiTvlPgX1ogEAP9XyaUggcDo0AqaoTgKb0b+C z0TgfGh0uGBMOzVohDAAqE/N+YMBK3+Xp4Xhht5t9F9poT6+e+beldROtVPhmwDw5VT28dzIedS STuwMul1pkekM00LNH/tmMhzT7xkNVjkhthoQGAmQmkxWcXb+frGXX1cYUG+bWzdzCh6LDSZPDw IN7n/bSDAlvQXh1GDZIfHNHaztuo5+IxVHMYajTlFtoqeVG3+U7mjggDXDHrWKUiJtNaQdYJZMD W7TN6mK1PIfPdUFXl20OjtTOY/jFypc+a20rzC2FjtgElNJGHpliQeoEeGp6cBE5JYw/gp2QM81 ax/VZJpN0= X-Received: by 2002:a05:622a:229c:b0:50d:7686:7ee0 with SMTP id d75a77b69052e-50dd5adaba6mr36505231cf.24.1775813744129; Fri, 10 Apr 2026 02:35:44 -0700 (PDT) X-Received: by 2002:a05:622a:229c:b0:50d:7686:7ee0 with SMTP id d75a77b69052e-50dd5adaba6mr36505041cf.24.1775813743654; Fri, 10 Apr 2026 02:35:43 -0700 (PDT) Received: from yongmou2.ap.qualcomm.com (Global_NAT1_IAD_FW.qualcomm.com. [129.46.232.65]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-8ac84cb135fsm19223386d6.38.2026.04.10.02.35.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Apr 2026 02:35:43 -0700 (PDT) From: Yongxing Mou Date: Fri, 10 Apr 2026 17:33:57 +0800 Subject: [PATCH v4 22/39] drm/msm/dp: Add support for sending VCPF packets in DP controller MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260410-msm-dp-mst-v4-22-b20518dea8de@oss.qualcomm.com> References: <20260410-msm-dp-mst-v4-0-b20518dea8de@oss.qualcomm.com> In-Reply-To: <20260410-msm-dp-mst-v4-0-b20518dea8de@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Jessica Zhang Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yongxing Mou , Abhinav Kumar , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1775813628; l=7461; i=yongxing.mou@oss.qualcomm.com; s=20250910; h=from:subject:message-id; bh=qLN1sgnjnXdzDFjL9GGnHUfEboM6TOEGPJSsbnwJUCg=; b=BDBJKS1Cz8Xv5IhUCtFh0MmmNLCtUkrxpFZpPMpuYKyr1UGpJGBmbrOnwKpp65ztC0uJdUexf AcFuAHRb6VDAKMW4GteQMKuF8rH0H5JYlhXghQWin/0s1MQBghCvEXP X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=rAy5J1eP+V7OXqH5FJ7ngMCtUrnHhut30ZTldOj52UM= X-Proofpoint-GUID: ugiQCHUW7XXd3ZYx90Mk2fu-6BtWW3FI X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDEwMDA4OSBTYWx0ZWRfX+/PqB/IVepmC IUe8oKG0jgBTKrTv5Oxq9m6MTDRrmkjoeuGbCpLXyrehnhDtse5I7avMuNLTWgNoH7po3BpACvJ aUjDRoQCvAEvsQUtH3PxwhUn8ZfT+sfYg/RuSWyoPCWDdgFrdMjZUDIJ2/ObMunDJ0+1coKjLMD Bf2OFlC3hU/IC4Ugbqbl3/WHQgcHR+AHZJ88LGZLssFpUMC+QbqXSH2r7beJiVtdp0Hy/trAgtQ GCcq6eG/Loq01CINV+qjd+SPU/7r8DftiMLz48EE63C8+2pzCwIXePCwPmrcla7J9DQnBwAYgjQ 2Cwuk+NlK5nCokomjPH6Q4AiVHsiZXnYqu32eaKGcMZqp1aMvKx7dSRsavPEWCYAaiVmNaY/+0i O4JA4nvqK1VdBWiyEKfuTdXj+UllJsS3OoiiSH6kJM6QXfIjkr3aRw/vQCbKkEPLgIRLAnhwE3P 8DwW6X/G6gKpohG1Viw== X-Proofpoint-ORIG-GUID: ugiQCHUW7XXd3ZYx90Mk2fu-6BtWW3FI X-Authority-Analysis: v=2.4 cv=DslmPm/+ c=1 sm=1 tr=0 ts=69d8c470 cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=C3Dk8TwHQYyIj7nOf9RCJw==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=unrKvF7sv23klRea54oA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-10_03,2026-04-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 lowpriorityscore=0 suspectscore=0 adultscore=0 malwarescore=0 clxscore=1015 impostorscore=0 bulkscore=0 priorityscore=1501 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604100089 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" From: Abhinav Kumar The VC Payload Fill (VCPF) sequence is inserted by the DP controller when stream symbols are absent, typically before a stream is disabled. This patch adds support for triggering the VCPF sequence in the MSM DP controller. Signed-off-by: Abhinav Kumar Signed-off-by: Yongxing Mou Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/dp/dp_ctrl.c | 55 ++++++++++++++++++++++++++++++++++--- drivers/gpu/drm/msm/dp/dp_ctrl.h | 2 +- drivers/gpu/drm/msm/dp/dp_display.c | 2 +- drivers/gpu/drm/msm/dp/dp_reg.h | 5 ++++ 4 files changed, 58 insertions(+), 6 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_ctrl.c b/drivers/gpu/drm/msm/dp/dp_ctrl.c index e64f81bc8c36..9907f2e56e65 100644 --- a/drivers/gpu/drm/msm/dp/dp_ctrl.c +++ b/drivers/gpu/drm/msm/dp/dp_ctrl.c @@ -65,9 +65,18 @@ (PSR_UPDATE_MASK | PSR_CAPTURE_MASK | PSR_EXIT_MASK | \ PSR_UPDATE_ERROR_MASK | PSR_WAKE_ERROR_MASK) +#define DP_INTERRUPT_STATUS5 \ + (DP_INTR_DP0_VCPF_SENT | DP_INTR_DP1_VCPF_SENT) +#define DP_INTERRUPT_STATUS5_MASK \ + (DP_INTERRUPT_STATUS5 << DP_INTERRUPT_STATUS_MASK_SHIFT) + #define DP_CTRL_INTR_READY_FOR_VIDEO BIT(0) #define DP_CTRL_INTR_IDLE_PATTERN_SENT BIT(3) +#define DP_DP0_PUSH_VCPF BIT(12) +#define DP_DP1_PUSH_VCPF BIT(14) +#define DP_MSTLINK_PUSH_VCPF BIT(12) + #define MR_LINK_TRAINING1 0x8 #define MR_LINK_SYMBOL_ERM 0x80 #define MR_LINK_PRBS7 0x100 @@ -405,6 +414,8 @@ void msm_dp_ctrl_enable_irq(struct msm_dp_ctrl *msm_dp_ctrl) DP_INTERRUPT_STATUS1_MASK); msm_dp_write_ahb(ctrl, REG_DP_INTR_STATUS2, DP_INTERRUPT_STATUS2_MASK); + msm_dp_write_ahb(ctrl, REG_DP_INTR_STATUS5, + DP_INTERRUPT_STATUS5_MASK); } void msm_dp_ctrl_disable_irq(struct msm_dp_ctrl *msm_dp_ctrl) @@ -414,6 +425,7 @@ void msm_dp_ctrl_disable_irq(struct msm_dp_ctrl *msm_dp_ctrl) msm_dp_write_ahb(ctrl, REG_DP_INTR_STATUS, 0x00); msm_dp_write_ahb(ctrl, REG_DP_INTR_STATUS2, 0x00); + msm_dp_write_ahb(ctrl, REG_DP_INTR_STATUS5, 0x00); } static u32 msm_dp_ctrl_get_psr_interrupt(struct msm_dp_ctrl_private *ctrl) @@ -433,6 +445,20 @@ static void msm_dp_ctrl_config_psr_interrupt(struct msm_dp_ctrl_private *ctrl) msm_dp_write_ahb(ctrl, REG_DP_INTR_MASK4, DP_INTERRUPT_MASK4); } +static u32 msm_dp_ctrl_get_mst_interrupt(struct msm_dp_ctrl_private *ctrl) +{ + u32 intr, intr_ack; + + intr = msm_dp_read_ahb(ctrl, REG_DP_INTR_STATUS5); + intr &= ~DP_INTERRUPT_STATUS5_MASK; + intr_ack = (intr & DP_INTERRUPT_STATUS5) + << DP_INTERRUPT_STATUS_ACK_SHIFT; + msm_dp_write_ahb(ctrl, REG_DP_INTR_STATUS5, + intr_ack | DP_INTERRUPT_STATUS5_MASK); + + return intr; +} + static void msm_dp_ctrl_psr_mainlink_enable(struct msm_dp_ctrl_private *ctrl) { u32 val; @@ -516,14 +542,28 @@ static bool msm_dp_ctrl_mainlink_ready(struct msm_dp_ctrl_private *ctrl) return true; } -void msm_dp_ctrl_push_idle(struct msm_dp_ctrl *msm_dp_ctrl) +void msm_dp_ctrl_push_idle(struct msm_dp_ctrl *msm_dp_ctrl, struct msm_dp_panel *msm_dp_panel) { struct msm_dp_ctrl_private *ctrl; + u32 state = 0x0; ctrl = container_of(msm_dp_ctrl, struct msm_dp_ctrl_private, msm_dp_ctrl); + if (!ctrl->mst_active) + state |= DP_STATE_CTRL_PUSH_IDLE; + else if (msm_dp_panel->stream_id == DP_STREAM_0) + state |= DP_DP0_PUSH_VCPF; + else if (msm_dp_panel->stream_id == DP_STREAM_1) + state |= DP_DP1_PUSH_VCPF; + else + state |= DP_MSTLINK_PUSH_VCPF; + reinit_completion(&ctrl->idle_comp); - msm_dp_write_link(ctrl, 0, REG_DP_STATE_CTRL, DP_STATE_CTRL_PUSH_IDLE); + + msm_dp_write_link(ctrl, msm_dp_panel->stream_id, + msm_dp_panel->stream_id > 1 ? + REG_DP_MSTLINK_STATE_CTRL : REG_DP_STATE_CTRL, + state); if (!wait_for_completion_timeout(&ctrl->idle_comp, IDLE_PATTERN_COMPLETION_TIMEOUT_JIFFIES)) @@ -2073,7 +2113,7 @@ void msm_dp_ctrl_set_psr(struct msm_dp_ctrl *msm_dp_ctrl, bool enter) return; } - msm_dp_ctrl_push_idle(msm_dp_ctrl); + msm_dp_ctrl_push_idle(msm_dp_ctrl, ctrl->panel); msm_dp_write_link(ctrl, 0, REG_DP_STATE_CTRL, 0); msm_dp_ctrl_psr_mainlink_disable(ctrl); @@ -2183,7 +2223,7 @@ static int msm_dp_ctrl_link_maintenance(struct msm_dp_ctrl_private *ctrl) int ret = 0; int training_step = DP_TRAINING_NONE; - msm_dp_ctrl_push_idle(&ctrl->msm_dp_ctrl); + msm_dp_ctrl_push_idle(&ctrl->msm_dp_ctrl, ctrl->panel); ctrl->link->phy_params.p_level = 0; ctrl->link->phy_params.v_level = 0; @@ -3005,6 +3045,13 @@ irqreturn_t msm_dp_ctrl_isr(struct msm_dp_ctrl *msm_dp_ctrl) ret = IRQ_HANDLED; } + isr = msm_dp_ctrl_get_mst_interrupt(ctrl); + if (isr & (DP_INTR_DP0_VCPF_SENT | DP_INTR_DP1_VCPF_SENT)) { + drm_dbg_dp(ctrl->drm_dev, "vcpf sent\n"); + complete(&ctrl->idle_comp); + ret = IRQ_HANDLED; + } + /* DP aux isr */ isr = msm_dp_ctrl_get_aux_interrupt(ctrl); if (isr) diff --git a/drivers/gpu/drm/msm/dp/dp_ctrl.h b/drivers/gpu/drm/msm/dp/dp_ctrl.h index c59338199399..cfe7e4496943 100644 --- a/drivers/gpu/drm/msm/dp/dp_ctrl.h +++ b/drivers/gpu/drm/msm/dp/dp_ctrl.h @@ -22,7 +22,7 @@ int msm_dp_ctrl_on_stream(struct msm_dp_ctrl *msm_dp_ctrl, int msm_dp_ctrl_prepare_stream_on(struct msm_dp_ctrl *msm_dp_ctrl, bool force_link_train); void msm_dp_ctrl_off_link(struct msm_dp_ctrl *msm_dp_ctrl); void msm_dp_ctrl_off_pixel_clk(struct msm_dp_ctrl *msm_dp_ctrl, enum msm_dp_stream_id stream_id); -void msm_dp_ctrl_push_idle(struct msm_dp_ctrl *msm_dp_ctrl); +void msm_dp_ctrl_push_idle(struct msm_dp_ctrl *msm_dp_ctrl, struct msm_dp_panel *msm_dp_panel); irqreturn_t msm_dp_ctrl_isr(struct msm_dp_ctrl *msm_dp_ctrl); void msm_dp_ctrl_handle_sink_request(struct msm_dp_ctrl *msm_dp_ctrl); struct msm_dp_ctrl *msm_dp_ctrl_get(struct device *dev, diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/dp_display.c index e0bf4dffa6af..e8028402f748 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -1557,7 +1557,7 @@ void msm_dp_display_atomic_disable(struct msm_dp *msm_dp_display) dp = container_of(msm_dp_display, struct msm_dp_display_private, msm_dp_display); - msm_dp_ctrl_push_idle(dp->ctrl); + msm_dp_ctrl_push_idle(dp->ctrl, dp->panel); msm_dp_ctrl_mst_stream_channel_slot_setup(dp->ctrl); msm_dp_ctrl_mst_send_act(dp->ctrl); } diff --git a/drivers/gpu/drm/msm/dp/dp_reg.h b/drivers/gpu/drm/msm/dp/dp_reg.h index 835a55446868..65695fcb48d0 100644 --- a/drivers/gpu/drm/msm/dp/dp_reg.h +++ b/drivers/gpu/drm/msm/dp/dp_reg.h @@ -42,9 +42,13 @@ #define DP_INTR_FRAME_END BIT(6) #define DP_INTR_CRC_UPDATED BIT(9) +#define DP_INTR_DP0_VCPF_SENT BIT(0) +#define DP_INTR_DP1_VCPF_SENT BIT(3) + #define REG_DP_INTR_STATUS3 (0x00000028) #define REG_DP_INTR_STATUS4 (0x0000002C) +#define REG_DP_INTR_STATUS5 (0x00000034) #define PSR_UPDATE_INT (0x00000001) #define PSR_CAPTURE_INT (0x00000004) #define PSR_EXIT_INT (0x00000010) @@ -356,6 +360,7 @@ #define REG_DP_DP0_RG (0x000004F8) #define REG_DP_DP1_RG (0x000004FC) +#define REG_DP_MSTLINK_STATE_CTRL (0x00000000) #define REG_DP_MSTLINK_CONFIGURATION_CTRL (0x00000034) #define REG_DP_MSTLINK_TIMESLOT_1_32 (0x00000038) #define REG_DP_MSTLINK_TIMESLOT_33_63 (0x0000003C) -- 2.43.0