From mboxrd@z Thu Jan  1 00:00:00 1970
From: Claude Code Review Bot <claude-review@example.com>
To: dri-devel-reviews@example.com
Subject: Claude review: clk: renesas: r9a09g047: Add support for SMUX2_DSI{0, 1}_CLK
Date: Sun, 12 Apr 2026 12:45:56 +1000
Message-ID: <review-patch6-9595f56ce8ab120477bfc11eaafb0f2b655d049a.1775636898.git.tommaso.merciai.xr@bp.renesas.com>
In-Reply-To: <9595f56ce8ab120477bfc11eaafb0f2b655d049a.1775636898.git.tommaso.merciai.xr@bp.renesas.com>
References: <cover.1775636898.git.tommaso.merciai.xr@bp.renesas.com> <9595f56ce8ab120477bfc11eaafb0f2b655d049a.1775636898.git.tommaso.merciai.xr@bp.renesas.com>
X-Mailer: Claude Code Patch Reviewer
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0

Patch Review

Wires up the PLLDSI SMUX clocks defined in patch 1 to the r9a09g047 SoC definitions. Adds `CPG_SSEL3` register and `SSEL3_SELCTL0`/`SSEL3_SELCTL1`.

No issues.

---
Generated by Claude Code Patch Reviewer