public inbox for drm-ai-reviews@public-inbox.freedesktop.org
 help / color / mirror / Atom feed
From: Claude Code Review Bot <claude-review@example.com>
To: dri-devel-reviews@example.com
Subject: Claude review: drm/msm/adreno: set cx_misc_mmio regardless of if platform has LLCC
Date: Tue, 05 May 2026 08:55:16 +1000	[thread overview]
Message-ID: <review-patch4-20260502-adreno-810-v5-4-bc9fd2bb788d@pm.me> (raw)
In-Reply-To: <20260502-adreno-810-v5-4-bc9fd2bb788d@pm.me>

Patch Review

**Status: Mostly good, one observation**

This is the key architectural fix. Previously, `a6xx_llc_slices_init()` did three things:
1. Detected MMU500
2. Mapped `cx_misc_mmio`
3. Got LLCC slices
4. Set `cx_misc_mmio = ERR_PTR(-EINVAL)` if no LLCC slices available

Step 4 was the problem: on platforms like Milos that have no LLCC, `cx_misc_mmio` was clobbered with an error pointer, causing crashes when the GMU later read TCM retention or software fuses via `cx_misc_read()`.

The fix moves the MMU500 detection and `cx_misc_mmio` mapping into `a6xx_gpu_init()`, after `a6xx_llc_slices_init()`, so the MMIO mapping is independent of LLCC availability. The early-return guards in `a6xx_llc_activate()` and `a7xx_llc_activate()` are changed from checking `IS_ERR(cx_misc_mmio)` to checking whether both LLCC slices are unavailable — which is the actual condition that matters for LLC activation.

```c
-	if (IS_ERR(a6xx_gpu->cx_misc_mmio))
+	if (IS_ERR_OR_NULL(a6xx_gpu->llc_slice) && IS_ERR_OR_NULL(a6xx_gpu->htw_llc_slice))
 		return;
```

This is correct — if there are no LLCC slices to activate, there's nothing for the LLC activation functions to do. The `cx_misc_mmio` validity is now a separate concern.

**Minor observation**: After this patch, `cx_misc_mmio` could potentially be an `ERR_PTR` if `msm_ioremap()` fails, but the LLC activate functions no longer check for that before the LLCC slice activate calls (which don't use `cx_misc_mmio`). In `a6xx_llc_activate`, the `cx_misc_write/rmw` calls happen later only in the `!have_mmu500` path, and `a7xx_llc_activate` doesn't use cx_misc at all. For A8xx, `a8xx_llc_activate` also doesn't use cx_misc. So this is safe, but callers of `a6xx_cx_misc_read/write` elsewhere (GMU code for TCM retention, fuses, speedbin) should be careful — a failed ioremap would cause a crash. In practice, if `cx_mem` is missing from the DT, the GPU would likely fail earlier, so this is acceptable.

Has `Reviewed-by` from Konrad Dybcio and Akhil P Oommen.

---

---
Generated by Claude Code Patch Reviewer

  reply	other threads:[~2026-05-04 22:55 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-02  8:07 [PATCH RFC v5 0/7] Add support for Adreno 810 GPU Alexander Koskovich
2026-05-02  8:07 ` [PATCH RFC v5 1/7] dt-bindings: display/msm/gmu: Document Adreno 810 GMU Alexander Koskovich
2026-05-04 22:55   ` Claude review: " Claude Code Review Bot
2026-05-02  8:07 ` [PATCH RFC v5 2/7] dt-bindings: display/msm/gpu: Document A810 GPU Alexander Koskovich
2026-05-04 22:55   ` Claude review: " Claude Code Review Bot
2026-05-02  8:08 ` [PATCH RFC v5 3/7] drm/msm/adreno: rename llc_mmio to cx_misc_mmio Alexander Koskovich
2026-05-04 22:55   ` Claude review: " Claude Code Review Bot
2026-05-02  8:08 ` [PATCH RFC v5 4/7] drm/msm/adreno: set cx_misc_mmio regardless of if platform has LLCC Alexander Koskovich
2026-05-04 22:55   ` Claude Code Review Bot [this message]
2026-05-02  8:08 ` [PATCH RFC v5 5/7] drm/msm/a8xx: use pipe protect slot 15 for last-span-unbound feature Alexander Koskovich
2026-05-04 22:55   ` Claude review: " Claude Code Review Bot
2026-05-02  8:08 ` [PATCH RFC v5 6/7] drm/msm/adreno: add Adreno 810 GPU support Alexander Koskovich
2026-05-04 22:55   ` Claude review: " Claude Code Review Bot
2026-05-02  8:08 ` [PATCH RFC v5 7/7] arm64: dts: qcom: milos: Add Adreno 810 GPU and GMU nodes Alexander Koskovich
2026-05-04 22:55   ` Claude review: " Claude Code Review Bot
2026-05-04 22:55 ` Claude review: Add support for Adreno 810 GPU Claude Code Review Bot
  -- strict thread matches above, loose matches on Subject: below --
2026-04-08  1:45 [PATCH RFC v3 0/7] " Alexander Koskovich
2026-04-08  1:45 ` [PATCH RFC v3 4/7] drm/msm/adreno: set cx_misc_mmio regardless of if platform has LLCC Alexander Koskovich
2026-04-12  3:17   ` Claude review: " Claude Code Review Bot

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=review-patch4-20260502-adreno-810-v5-4-bc9fd2bb788d@pm.me \
    --to=claude-review@example.com \
    --cc=dri-devel-reviews@example.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox